



**Revision : 1.2**


PAGE	TITLE
01	COVER SHEET
02	BOM & PCB MODIFY HISTORY
03	BLOCK DIAGRAM
04	CPU HYPER TRANSPORT
05	CPU DDRIII MEMORY
06	CPU CONTROL
07	CPU POWER & GND
08	DDRIII CHANNEL A
09	DDRIII CHANNEL B
10	RD980 HT-LINK I/F
11	RD980 PCIE I/F ,SWITCH
12	RD980 SYSTEM I/F
13	RD980 STRAPS ,SPMEM, POWER, GND
14	RTM880T-793
15	SB950 PCIE/PCI/CPU/LPC
16	SB950 ACPI/USB/GPIO/AUDIO
17	SB950 SATA/SPI/IDE/HWM
18	SB950 POWER & GND
19	PCI EXPRESS x16
20	PCI_E x1 SLOT 1,2,3
21	PCI SLOT 1, 2
22	IT8720 JX LPC IO ,Dual-BIOS ,TPM
23	COM, F_USB, R_USB, I_PWR
24	ALC889R CODEC
25	AUDIO JACK

[illegible]

[illegible][illegible][illegible][illegible][illegible][illegible][illegible]




L0\_CADIN\_L[0..15] < L0\_CADIN\_L[0..15] 10  
 L0\_CADIN\_H[0..15] < L0\_CADIN\_H[0..15] 10  
 L0\_CADOUT\_L[0..15] < L0\_CADOUT\_L[0..15] 10  
 L0\_CADOUT\_H[0..15] < L0\_CADOUT\_H[0..15] 10




CPU-SK/942AM3b/S/GF/[10SC1-A01942-01R\_10SC1-A01942-02R]

VLDT\_A = VCC12\_HT  
 VLDT\_B = HT12B

M2CPU  
AM3RM/SC/BL/MB/[12KRC-04K812-31R\_12KRC-04K812-32R]
**GIGABYTE™**


Title			
CPU HYPER TRANSPORT			
Size	Document Number	Rev	
Custom	GA-970A-D3	1.2	
Date:	Friday, March 16, 2012	Sheet	4 of 36
















U3A

## PART 1/5

## HYPERTRANSPORT I/F


RX980/BGA692

L0\_CADIN\_L[0..15] &lt;L0\_CADIN\_L[0..15] 4

L0\_CADIN\_H[0..15] &lt;L0\_CADIN\_H[0..15] 4

L0\_CADOUT\_L[0..15] &lt;L0\_CADOUT\_L[0..15] 4

L0\_CADOUT\_H[0..15] &lt;L0\_CADOUT\_H[0..15] 4



NB\_HS[12SP2-070018-01R\_12SP2-070018-02R]

HT_RXCAD15P	T25	L0_CADIN_L15	T24	HT_RXCAD15N	T24	L0_CADIN_L15	T24
HT_RXCAD14P	U24	L0_CADIN_L14	U24	HT_RXCAD14N	U24	L0_CADIN_L14	U24
HT_RXCAD13P	V25	L0_CADIN_L13	V24	HT_RXCAD13N	V24	L0_CADIN_L13	V24
HT_RXCAD12P	W23	L0_CADIN_L12	W23	HT_RXCAD12N	W23	L0_CADIN_L12	W23
HT_RXCAD11P	AA24	L0_CADIN_L11	AA23	HT_RXCAD11N	AA23	L0_CADIN_L11	AA23
HT_RXCAD10P	AB25	L0_CADIN_L10	AB24	HT_RXCAD10N	AB24	L0_CADIN_L10	AB24
HT_RXCAD9P	AC24	L0_CADIN_L9	AC23	HT_RXCAD9N	AC23	L0_CADIN_L9	AC23
HT_RXCAD8P	AD25	L0_CADIN_L8	AD24	HT_RXCAD8N	AD24	L0_CADIN_L8	AD24
HT_RXCAD7P	T27	L0_CADIN_L7	T27	HT_RXCAD7N	T27	L0_CADIN_L7	T27
HT_RXCAD6P	U27	L0_CADIN_L6	U27	HT_RXCAD6N	U27	L0_CADIN_L6	U27
HT_RXCAD5P	V28	L0_CADIN_L5	V27	HT_RXCAD5N	V27	L0_CADIN_L5	V27
HT_RXCAD4P	W27	L0_CADIN_L4	W27	HT_RXCAD4N	W27	L0_CADIN_L4	W27
HT_RXCAD3P	AA27	L0_CADIN_L3	AA26	HT_RXCAD3N	AA26	L0_CADIN_L3	AA26
HT_RXCAD2P	AB27	L0_CADIN_L2	AB27	HT_RXCAD2N	AB27	L0_CADIN_L2	AB27
HT_RXCAD1P	AC26	L0_CADIN_L1	AC26	HT_RXCAD1N	AC26	L0_CADIN_L1	AC26
HT_RXCAD0P	AD27	L0_CADIN_L0	AD27	HT_RXCAD0N	AD27	L0_CADIN_L0	AD27

HT\_RXCLK1P

HT\_RXCLK1N

HT\_RXCLK0P

HT\_RXCLK0N

HT\_RXCTL1P

HT\_RXCTL1N

HT\_RXCTL0P

HT\_RXCTL0N

HT\_TXCALP

HT\_TXCALN

HT\_TXCAD15P

HT\_TXCAD15N

HT\_TXCAD14P

HT\_TXCAD14N

HT\_TXCAD13P

HT\_TXCAD13N

HT\_TXCAD12P

HT\_TXCAD12N

HT\_TXCAD11P

HT\_TXCAD11N

HT\_TXCAD10P

HT\_TXCAD10N

HT\_TXCAD9P

HT\_TXCAD9N

HT\_TXCAD8P

HT\_TXCAD8N

HT\_TXCAD7P

HT\_TXCAD7N

HT\_TXCAD6P

HT\_TXCAD6N

HT\_TXCAD5P

HT\_TXCAD5N

HT\_TXCAD4P

HT\_TXCAD4N

HT\_TXCAD3P

HT\_TXCAD3N

HT\_TXCAD2P

HT\_TXCAD2N

HT\_TXCAD1P

HT\_TXCAD1N

HT\_TXCAD0P

HT\_TXCAD0N

HT\_TXCLK1P

HT\_TXCLK1N

HT\_TXCLK0P

HT\_TXCLK0N

HT\_TXCTL1P

HT\_TXCTL1N

HT\_TXCTL0P

HT\_TXCTL0N

HT\_TXCALP

HT\_TXCALN

HT\_TXCAD15P

HT\_TXCAD15N

HT\_TXCAD14P

HT\_TXCAD14N

HT\_TXCAD13P

HT\_TXCAD13N

HT\_TXCAD12P

HT\_TXCAD12N

HT\_TXCAD11P

HT\_TXCAD11N

HT\_TXCAD10P

HT\_TXCAD10N

HT\_TXCAD9P

HT\_TXCAD9N

HT\_TXCAD8P

HT\_TXCAD8N

HT\_TXCAD7P

HT\_TXCAD7N

HT\_TXCAD6P

HT\_TXCAD6N

HT\_TXCAD5P

HT\_TXCAD5N

HT\_TXCAD4P

HT\_TXCAD4N

HT\_TXCAD3P

HT\_TXCAD3N

HT\_TXCAD2P

HT\_TXCAD2N

HT\_TXCAD1P

HT\_TXCAD1N

HT\_TXCAD0P

HT\_TXCAD0N

HT\_TXCLK1P

HT\_TXCLK1N

HT\_TXCLK0P

HT\_TXCLK0N

HT\_TXCTL1P

HT\_TXCTL1N

HT\_TXCTL0P

HT\_TXCTL0N

HT\_TXCALP

HT\_TXCALN

HT\_TXCAD15P

HT\_TXCAD15N

HT\_TXCAD14P

HT\_TXCAD14N

HT\_TXCAD13P

HT\_TXCAD13N

HT\_TXCAD12P

HT\_TXCAD12N

HT\_TXCAD11P

HT\_TXCAD11N

HT\_TXCAD10P

HT\_TXCAD10N

HT\_TXCAD9P

HT\_TXCAD9N

HT\_TXCAD8P

HT\_TXCAD8N

HT\_TXCAD7P

HT\_TXCAD7N

HT\_TXCAD6P

HT\_TXCAD6N

HT\_TXCAD5P

HT\_TXCAD5N

HT\_TXCAD4P

HT\_TXCAD4N

HT\_TXCAD3P

HT\_TXCAD3N

HT\_TXCAD2P

HT\_TXCAD2N

HT\_TXCAD1P

HT\_TXCAD1N

HT\_TXCAD0P

HT\_TXCAD0N

HT\_TXCLK1P

HT\_TXCLK1N

HT\_TXCLK0P

HT\_TXCLK0N

HT\_TXCTL1P

HT\_TXCTL1N

HT\_TXCTL0P

HT\_TXCTL0N

HT\_TXCALP

HT\_TXCALN

HT\_TXCAD15P

HT\_TXCAD15N

HT\_TXCAD14P

HT\_TXCAD14N

HT\_TXCAD13P

HT\_TXCAD13N

HT\_TXCAD12P

HT\_TXCAD12N

HT\_TXCAD11P

HT\_TXCAD11N

HT\_TXCAD10P

HT\_TXCAD10N

HT\_TXCAD9P

HT\_TXCAD9N

HT\_TXCAD8P

HT\_TXCAD8N

HT\_TXCAD7P

HT\_TXCAD7N

HT\_TXCAD6P

HT\_TXCAD6N

HT\_TXCAD5P

HT\_TXCAD5N

HT\_TXCAD4P

HT\_TXCAD4N

HT\_TXCAD3P

HT\_TXCAD3N

HT\_TXCAD2P

HT\_TXCAD2N

HT\_TXCAD1P

HT\_TXCAD1N

HT\_TXCAD0P

HT\_TXCAD0N

HT\_TXCLK1P

HT\_TXCLK1N

HT\_TXCLK0P

HT\_TXCLK0N

HT\_TXCTL1P

HT\_TXCTL1N

HT\_TXCTL0P

HT\_TXCTL0N

HT\_TXCALP

HT\_TXCALN

HT\_TXCAD15P

HT\_TXCAD15N

HT\_TXCAD14P

HT\_TXCAD14N

HT\_TXCAD13P

HT\_TXCAD13N

HT\_TXCAD12P

HT\_TXCAD12N

HT\_TXCAD11P

HT\_TXCAD11N

HT\_TXCAD10P

HT\_TXCAD10N

HT\_TXCAD9P

HT\_TXCAD9N

HT\_TXCAD8P

HT\_TXCAD8N

HT\_TXCAD7P

HT\_TXCAD7N

HT\_TXCAD6P

HT\_TXCAD6N

HT\_TXCAD5P

HT\_TXCAD5N

HT\_TXCAD4P

HT\_TXCAD4N

HT\_TXCAD3P

HT\_TXCAD3N

HT\_TXCAD2P

HT\_TXCAD2N

HT\_TXCAD1P

HT\_TXCAD1N

HT\_TXCAD0P

HT\_TXCAD0N

HT\_TXCLK1P

HT\_TXCLK1N

HT\_TXCLK0P

HT\_TXCLK0N

HT\_TXCTL1P

HT\_TXCTL1N

HT\_TXCTL0P

HT\_TXCTL0N

HT\_TXCALP

HT\_TXCALN

HT\_TXCAD15P

HT\_TXCAD15N

HT\_TXCAD14P

HT\_TXCAD14N

HT\_TXCAD13P

HT\_TXCAD13N

HT\_TXCAD12P

HT\_TXCAD12N

HT\_TXCAD11P

HT\_TXCAD11N

HT\_TXCAD10P

HT\_TXCAD10N

HT\_TXCAD9P

HT\_TXCAD9N

HT\_TXCAD8P

HT\_TXCAD8N

HT\_TXCAD7P

HT\_TXCAD7N

HT\_TXCAD6P

HT\_TXCAD6N

HT\_TXCAD5P

HT\_TXCAD5N

HT\_TXCAD4P

HT\_TXCAD4N

HT\_TXCAD3P

HT\_TXCAD3N

HT\_TXCAD2P

HT\_TXCAD2N

HT\_TXCAD1P

HT\_TXCAD1N

HT\_TXCAD0P

HT\_TXCAD0N

HT\_TXCLK1P

HT\_TXCLK1N

HT\_TXCLK0P

HT\_TXCLK0N

HT\_TXCTL1P

HT\_TXCTL1N

HT\_TXCTL0P

HT\_TXCTL0N

HT\_TXCALP

HT\_TXCALN

HT\_TXCAD15P

HT\_TXCAD15N

HT\_TXCAD14P

HT\_TXCAD14N

HT\_TXCAD13P

HT\_TXCAD13N

HT\_TXCAD12P

HT\_TXCAD12N

HT\_TXCAD11P

HT\_TXCAD11N

HT\_TXCAD10P

HT\_TXCAD10N

HT\_TXCAD9P

HT\_TXCAD9N

HT\_TXCAD8P

HT\_TXCAD8N

HT\_TXCAD7P

HT\_TXCAD7N

HT\_TXCAD6P

HT\_TXCAD6N

HT\_TXCAD5P

HT\_TXCAD5N



U3B

PART 2/5

EXP A\_RXP15 N6  
EXP A\_RXN15 N5  
EXP A\_RXP14 M4  
EXP A\_RXN14 M4  
EXP A\_RXP13 L6  
EXP A\_RXN13 L5  
EXP A\_RXP12 K5  
EXP A\_RXN12 K4  
EXP A\_RXP11 J6  
EXP A\_RXN11 J5  
EXP A\_RXP10 H4  
EXP A\_RXN10 H4  
EXP A\_RXP9 G6  
EXP A\_RXN9 G5  
EXP A\_RXP8 F5  
EXP A\_RXN8 F4  
EXP A\_RXP7 D2  
EXP A\_RXN7 D1  
EXP A\_RXP6 B5  
EXP A\_RXN6 C5  
EXP A\_RXP5 D6  
EXP A\_RXN5 E6  
EXP A\_RXP4 E7  
EXP A\_RXN4 F7  
EXP A\_RXP3 D8  
EXP A\_RXN3 E8  
EXP A\_RXP2 F9  
EXP A\_RXN2 F9  
EXP A\_RXP1 D10  
EXP A\_RXN1 E10  
EXP A\_RXP0 E11  
EXP A\_RXN0 F11

AC9  
AD9  
AE8  
AE7  
AD7  
AD6  
AE6  
AF5  
AG5  
AF2  
AD2  
AD1  
AB5  
AA6  
AA5  
Y5  
V4  
W6  
W5  
V5  
V4  
U6  
U5  
T5  
T4  
R6  
R5  
P5  
P4

AD11  
AC11  
AE12  
AD12  
AD13  
AC13  
AE14  
AD14  
AD15  
AC15  
AE16  
AD16  
AD17  
AC17  
AE18  
AD18  
AD19  
AC19  
AH20  
AG20

AC21  
AD21  
AE22  
AF25  
AG25  
AG26  
AH26

AE20  
AD20  
AE10  
AD10  
F14  
E14

RX980/BGA692

PCIE GPP1

PCIE GPP2

PCIE GPP3

PCIE ALINK

GPP1\_RX15P  
GPP1\_RX15N  
GPP1\_RX14P  
GPP1\_RX14N  
GPP1\_RX13P  
GPP1\_RX13N  
GPP1\_RX12P  
GPP1\_RX12N  
GPP1\_RX11P  
GPP1\_RX11N  
GPP1\_RX10P  
GPP1\_RX10N  
GPP1\_RX9P  
GPP1\_RX9N  
GPP1\_RX8P  
GPP1\_RX8N  
GPP1\_RX7P  
GPP1\_RX7N  
GPP1\_RX6P  
GPP1\_RX6N  
GPP1\_RX5P  
GPP1\_RX5N  
GPP1\_RX4P  
GPP1\_RX4N  
GPP1\_RX3P  
GPP1\_RX3N  
GPP1\_RX2P  
GPP1\_RX2N  
GPP1\_RX1P  
GPP1\_RX1N  
GPP1\_RX0P  
GPP1\_RX0N

GPP2\_RX15P  
GPP2\_RX15N  
GPP2\_RX14P  
GPP2\_RX14N  
GPP2\_RX13P  
GPP2\_RX13N  
GPP2\_RX12P  
GPP2\_RX12N  
GPP2\_RX11P  
GPP2\_RX11N  
GPP2\_RX10P  
GPP2\_RX10N  
GPP2\_RX9P  
GPP2\_RX9N  
GPP2\_RX8P  
GPP2\_RX8N  
GPP2\_RX7P  
GPP2\_RX7N  
GPP2\_RX6P  
GPP2\_RX6N  
GPP2\_RX5P  
GPP2\_RX5N  
GPP2\_RX4P  
GPP2\_RX4N  
GPP2\_RX3P  
GPP2\_RX3N  
GPP2\_RX2P  
GPP2\_RX2N  
GPP2\_RX1P  
GPP2\_RX1N  
GPP2\_RX0P  
GPP2\_RX0N

GPP3\_RX9P  
GPP3\_RX9N  
GPP3\_RX8P  
GPP3\_RX8N  
GPP3\_RX7P  
GPP3\_RX7N  
GPP3\_RX6P  
GPP3\_RX6N  
GPP3\_RX5P  
GPP3\_RX5N  
GPP3\_RX4P  
GPP3\_RX4N  
GPP3\_RX3P  
GPP3\_RX3N  
GPP3\_RX2P  
GPP3\_RX2N  
GPP3\_RX1P  
GPP3\_RX1N  
GPP3\_RX0P  
GPP3\_RX0N

SB\_TX3P  
SB\_TX3N  
SB\_TX2P  
SB\_TX2N  
SB\_TX1P  
SB\_TX1N  
SB\_TX0P  
SB\_TX0N

SB\_TX3P  
SB\_TX3N  
SB\_TX2P  
SB\_TX2N  
SB\_TX1P  
SB\_TX1N  
SB\_TX0P  
SB\_TX0N

SB\_TX0N

N3  
M2  
M1  
L3  
L2  
K2  
K1  
J3  
J2  
H2  
H1  
G3  
G2  
F2  
F1  
E3  
E2  
A4  
B4  
A6  
B6  
B7  
C7  
A8  
B8  
B9  
C9  
A10  
B10  
B11  
C11

AF9  
AG9  
AG8  
AH8  
AF7  
AG7  
AG6  
AH6  
AG4  
AH4  
AE3  
AE2  
AC3  
AC2  
AB2  
AB1  
AA3  
AA2  
Y2  
V2  
W3  
W2  
V2  
V1  
U3  
U2  
T2  
T1  
R3  
R2  
P2  
P1

AH10  
AG10  
AG11  
AE11  
AH12  
AG12  
AG13  
AE13  
AH14  
AG14  
AG15  
AE15  
AH16  
AG16  
AG17  
AE17  
AH18  
AG18  
AG19  
AE19

AG22  
AH22  
AE21  
AG21  
AF23  
AG23  
AG24  
AH24

AG22  
AH22  
AE21  
AG21  
AF23  
AG23  
AG24  
AH24

AG24

EXP A\_TXP0..15] >>> EXP\_A\_TXP0..15] 18  
EXP A\_TXN0..15] >>> EXP\_A\_TXN0..15] 18  
EXP A\_RXP0..15] >>> EXP\_A\_RXP0..15] 18  
EXP A\_RXN0..15] >>> EXP\_A\_RXN0..15] 18

PCI\_E slot TX need CAP close to slot side

GPP TX5P C NC4 0.1u4/X7R/16V/K >>> PCIE5\_OP 19  
GPP TX5N C NC3 0.1u4/X7R/16V/K >>> PCIE5\_ON 19  
GPP TX4P C NC6 0.1u4/X7R/16V/K >>> ML\_OP 33  
GPP TX4N C NC5 0.1u4/X7R/16V/K >>> ML\_ON 33  
GPP TX2P C NC10 0.1u4/X7R/16V/K >>> PCIE2\_OP 19  
GPP TX2N C NC9 0.1u4/X7R/16V/K >>> PCIE2\_ON 19  
GPP TX1P C NC20 0.1u4/X7R/16V/K >>> PCIE1\_OP 19  
GPP TX1N C NC19 0.1u4/X7R/16V/K >>> PCIE1\_ON 19  
GPP TX0P C NC2 0.1u4/X7R/16V/K >>> USB3\_OP 31  
GPP TX0N C NC1 0.1u4/X7R/16V/K >>> USB3\_ON 31

A TX3P C NC11 0.1u4/X7R/16V/K >>> A\_TX3P 14  
A TX3N C NC12 0.1u4/X7R/16V/K >>> A\_TX3N 14  
A TX2P C NC14 0.1u4/X7R/16V/K >>> A\_TX2P 14  
A TX2N C NC13 0.1u4/X7R/16V/K >>> A\_TX2N 14  
A TX1P C NC15 0.1u4/X7R/16V/K >>> A\_TX1P 14  
A TX1N C NC16 0.1u4/X7R/16V/K >>> A\_TX1N 14  
A TX0P C NC18 0.1u4/X7R/16V/K >>> A\_TX0P 14  
A TX0N C NC17 0.1u4/X7R/16V/K >>> A\_TX0N 14

A TX3P C NC11 0.1u4/X7R/16V/K >>> A\_TX3P 14  
A TX3N C NC12 0.1u4/X7R/16V/K >>> A\_TX3N 14  
A TX2P C NC14 0.1u4/X7R/16V/K >>> A\_TX2P 14  
A TX2N C NC13 0.1u4/X7R/16V/K >>> A\_TX2N 14  
A TX1P C NC15 0.1u4/X7R/16V/K >>> A\_TX1P 14  
A TX1N C NC16 0.1u4/X7R/16V/K >>> A\_TX1N 14  
A TX0P C NC18 0.1u4/X7R/16V/K >>> A\_TX0P 14  
A TX0N C NC17 0.1u4/X7R/16V/K >>> A\_TX0N 14

A\_TX0N

PLACE THESE CAP CLOSE TO NB.

NR2 1.27K/4/1 AE20  
NR3 1.82K/4/1 AD20  
NR4 1.27K/4/1 AE10  
NR5 1.82K/4/1 AD10  
NR6 1.27K/4/1 F14  
NR7 1.82K/4/1 E14

PCE\_BCALRP

PCE\_BCALRN

PCE\_RCALRP

PCE\_RCALRN

PCE\_TCALRP

PCE\_TCALRN

GIGABYTE™

Title  
RS780 PCIE I/F ,SwitchSize Custom  
Document Number  
GA-970A-D3Rev  
1.2


Date: Friday, March 16, 2012 Sheet 11 of 36

PART 5/5

GROUND



RX980/BGA692



HT Link Stitching Caps

**GIGABYTE™**

**RS780 POWER & GND**

Size Custom

Document Number  
**GA-970A-D3**

Rev  
**1.2**

Date: Friday, March 16, 2012

Sheet 12 of 36

## NB CLOCK INPUT TABLE

NB CLOCKS	RS740	RX780	RS780	
HT_REFCLKP	66M SE(SE)	100M DIFF	100M DIFF	
HT_REFCLKN	NC	100M DIFF	100M DIFF	
REFCLK_P	14M SE (3.3V)	14M SE (1.8V)	14M SE (1.1V)	100M DIFF
REFCLK_N	NC	NC	vref	100M DIFF
GFX_REFCLK*	100M DIFF	100M DIFF	100M DIFF	100M DIFF
GPP_REFCLK	NC	100M DIFF	100M DIFF(OUT)	
GPPSB_REFCLK	100M DIFF	100M DIFF	100M DIFF	


\* the GFX\_REFCLK input is required for all cases

1- PLACE ALL THE SERIES TERMINATION RESISTORS AS CLOSE TO U800 AS POSSIBLE

2- ROUTE ALL SRCCLKTx AND SRCCLKCx AS DIFFERENT PAIR RULE

3- PUT DECOUPLING CAPS CLOSE TO U800 POWER PIN

Place R800/801 less than 500 mills away from U800  
R851 less than 100 mills away from R800/801  
route CPU clock as 100ohm differential pair








GIGABYTE™

Title			RTM880N-793
Size	Document Number	Rev	
Custom	GA-970A-D3	1.2	
Date:	Friday, March 16, 2012	Sheet	13 of 36

PLACE THESE PCIE AC COUPLING  
CAPS CLOSE TO SB850


S.B HEATSINK



**GIGABYTE™**

Title			
ATI SB700 PCIE/PCI/CPU/LPC			
Size	Document Number	Rev	
Custom	GA-970A-D3	1.2	
Date:	Friday, March 16, 2012	Sheet	14 of 36













PLACE SATA\_CAL  
RES VERY CLOSE  
TO BALL OF U600


# NOTE:


R650 IS 1K 1% FOR 25MHz  
XTAL, 4.99K 1% FOR 100MHz  
INTERNAL CLOCK





PLACE SATA AC COUPLING  
CAPS CLOSE TO SB850


















	Symbol	value	Description
JP1 Pin 69			
JP2 Pin 25	VIDO_EN	1	Disable VID output pins
		0	Enable VID output pins
JP3 Pin 27	Flashseg1_EN	1	Disabled.
		0	Flash I/F Address Segment 1 is enabled
JP4 Pin 29	K8PWR_EN	1	K8 power sequence disabled
		0	K8 power sequence enabled
JP3 & JP5 Pin 27 & Pin 77	FAN_CTL_SEL	11 Half Run	Default value of EC Index 15h/16h/17h is 40h
		10 No Run	Default value of EC Index 15h/16h/17h is 7Fh
		01 Full Run	Default value of EC Index 15h/16h/17h is 00h
		00 75% Run	Default value of EC Index 15h/16h/17h is 20h
JP5 Pin 77	WDT_EN	1	Disable WDT to rest PWROK
		0	Enable WDT to rest PWROK
JP6 Pin 60	SVID_EN	1	Disable SVID Function
		0	Enable SVID Function
JP7 Pin 97	Dual_BIOS_EN	1	Enable Dual BIOS Function for GigaByte Only
		0	Disable Dual BIOS Function for GigaByte Only










## FRONT SIDE USB1



## REAR USB




GIGABYTE™






COM/LPT/F\_USB/PWR

Size	Document Number	Rev
Custom	GA-970A-D3	1.2
Date:	Friday, March 16, 2012	Sheet 22 of 36






	ALC892R	ALC889	ALC889A
CR16	X	X	O
CR24	X	X	O
CR25	X	O	O
CBC42	10uF/X5R	X	X
CR2	20K/1%	20K/1%	20K/0.1%
CR9	O	O	X
CR10	X	X	O
CBC10/CBC11/CBC12/ CBC13/CBC44/CBC45	4.7uF /X5R	10uF /X5R	4.7uF /X5R
CR4/CR8/CR18/CR23/ CR11/CR12/CR27/CR29/ CR49/CR50/CR43/CR44/ CR45/CR48/CR59/CR60	75 ohm	66 ohm or lower	75 ohm






For Audio precision test

A3RJ/13P/B/[11NR6-403006-01\_11NR6-403006-02]  
3RJ\*15P/[11NR6-403004-11]A3RJ/13P/ORG/[11NR6-403006-71]  
3RJ\*15P/[11NR6-403004-31]LINE OUT  
FRONT OUT


## LINE-IN




## MIC




## SURROUND



## CEN/LFE



## SURR BACK







GIGABYTE™

Title  
AUDIO JACKSize  
Customer  
Document Number  
GA-970A-D3Rev  
1.2


Date: Friday, March 16, 2012 Sheet 24 of 36

Hardware Monitor circuits











### ATX POWER CONNECTOR





For Seasonic 900W  
Power supply  
cant Boot issue








GIGABYTE™			
Title			
ATX, FRONT PANEL ,EC			
Size	Document Number	Rev	
Custom	GA-970A-D3	1.2	
Date:	Friday, March 16, 2012	Sheet	26 of 36














## Patch AMD Validation VDDA25 & VCC12\_HT power sequence















USB3.0 --> 5GHz  
BANDWITH=5GHz\*(8b/10b)=4Gb/s=500MB/s




**GIGABYTE™**

Title			
JMB362			
Size	Document Number		Rev
Custom	GA-970A-D3		1.2
Date:	Friday, March 16, 2012	Sheet	33 of 36



LA\_VDD33

[illegible]


\_\_\_\_\_



P35-152-19W9



\_\_\_\_\_



```

RTL8101E :L1+L10-->AVDD18+0.1U(BIOS)  DISABLE MDI-X FUNCTION
-----
1G  :USB+LAN/1G/GO,Y/OS/RA/D/1          | EMI      LR1
100M:USB+LAN/100/GO,Y/OS/RA/D/1         |

```

